

# COS/MOS Application and Design Ideas

**RCA** Solid State

## Table of Contents


## Page No.

Op-Amp to COSIMOS interface with common supply rail	1
24V Industrial logic swing to COSIMOS interface circuit	1
Split rail Op-Amp to COSIMOS interface	2
Expanding COSIMOS inputs	2
Power on reset circuit for CD4047	3
Noise Discriminator using CD4047	4
Simple pulse delays	5
Digital frequency multiplier	6
Band-pass filter	7
Eight-bit adder/subtractor	7
Parity bit generator	8
Edge detection	8
Sawtooth generators using CD4029	9
Staircase generator	9
Time slot expander	10
3 I/P exclusive OR gate	11
Active low-pass filter	11
Touch set-wset bistable	12
Monostable using Schmitt-Trigger	12
Schmitt-Trigger oscillator	13
Pulse frequency doubler	13
Edge triggered R S flip-flop	14
Anti-Bounce push button switching	14
DC motor control using the CD40107B	15
4-Bit full BCD adder	16
4-Digit display Multiplexer with BCD inputs	16
Three-input NOR gate using the CD4007	17
Three-input NAND gate using the CD4007	17
Combination logic using the CD4007	18
Phase-locked loop using exclusive - OR gates	18
Alarm system with low stand-by power	18
Recirculating shift register	19
CD4013 used as a Monostable/Astable	20
LC Oscillator	21
BCD to 9's complement logic	21
4-Bit gray code counter using the CD4027	22
High speed gray code counter using the CD4095B	23
Digital Sine-Wave approximation	23
Delayed load switching	24
Line driving with the CD40107B	24
Selective cycle deletion	25
Divide by 60 counters	26
Touch switch with latch	27
Seven-segment to BCD logic	27
Digital controlled pulse with modulator	28
Temporal priority 4-channel latch	28
COSIMOS to isolated triac interface	29
+ 12 circuit giving truth table as TTL Part 7492	29



Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its Use: nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

GS/3K/876 • Printed in England/8-76


## OP-AMP AND COS/MOS WITH COMMON SUPPLY RAIL



## 24V INDUSTRIAL LOGIC SWING TO COS/MOS INTERFACE CIRCUIT




## SPLIT RAIL OP-AMP TO COSIMOS INTERFACE




## SIMPLE METHOD OF ACCOMMODATING EXTRA INPUTS TO COSIMOS CIRCUITS

R IS SELECTED  
FOR POWER-  
CONSUMPTION  
AND SPEED  
REQUIREMENTS




## POWER-ON RESET CIRCUIT



Flip-flops, counters and circuits containing these elements are not guaranteed to reset when the supply voltage is applied. The above circuit shows a way of producing on automatic reset when power is turned on. This circuit is useful in connection with the **CD4047** monostable which contains a flip-flop in the output stage.

**DI** is included to isolate the **CR** network from any circuit connected to the reset input.





## NOISE DISCRIMINATORS




All input pulses with a pulse width shorter than that defined by the monostable time will not appear at the output.

The output will have its negative going edges coincident with the inputs, but will be reduced in pulse width by the monostable time. This circuit is useful in cleaning up transducer outputs, before being counted, so eliminating false counts due to noise spikes.

## PULSE DELAYS ARE EASY WITH COS/MOS



## DIGITAL FREQUENCY MULTIPLIER




Multiplication factor :-

- X9 connect pin 3 to pin 11 of CD4017
- X8 connect pin 3 to pin 9
- X7 connect pin 3 to pin 6
- X6 connect pin 3 to pin 5
- X5 connect pin 3 to pin 1
- X4 connect pin 3 to pin 10
- X3 connect pin 3 to pin 7
- X2 connect pin 3 to pin 4
- X1 connect pin 3 to pin 2


With the component values shown above the circuit will lock into input signals from 5Hz to 100Hz. Operation at other frequencies can be achieved by suitable choice of RC components in the phase locked loop. (See CD4046 data sheet and Application Note ICAN 6101).




## BAND-PASS FILTER




## EIGHT-BIT ADDER/SUBTRACTOR




### PARITY BIT GENERATOR




### POSITIVE EDGE DETECTOR USING SCHMITT TRIGGER CD4093B




### EDGE DETECTOR USING CD4070B



## SAWTOOTH GENERATORS USING CD4029





## STAIRCASE GENERATOR



### CONTROL INPUTS

A = '0' RAMP DOWN      C = '0' FREE RUN  
   = '1' RAMP UP        = '1' STOP RUN  
 B = '0' 10 STEP RAMP    Suggested values  
   = '1' 16 STEP RAMP    for R = 100K

## TIME SLOT EXPANDER




It is an advantage in some logic systems to carry out operations in a set sequence, controlled by a timing generator.


If a larger time slot is required, instead of gating together outputs and so reducing the slots available from the **CD4022** the pulse can be expanded by an amount  **$R_2 C_2$** .

By taking the clock enable input to a logic '1' the sequence can be arrested in any position.

### 3 I/P EXCLUSIVE OR GATE




### ACTIVE LOW-PASS FILTER




OUTPUT FOLLOWS INPUT FOR  
FREQUENCIES LESS THAN F CUTOFF

# TOUCH SET-RESET BISTABLE



WHEN VDD = 10v CONTINUITY TOUCH  
WHEN VDD = 5v PROXIMITY ACTIVATION


# MONOSTABLE USING SCHMITT TRIGGER




If C is large a discharge current limiting resistor may be required when using the CD40107B. For safe area of operation, see Data Sheet. File No.

$V_p$  and  $V_n$  = threshold voltages

## ANTI-BOUNCE PUSH SWITCHING



## EDGE TRIGGERED R-S FLIP-FLOP




The use of an AND-OR-INVERT GATE with a J - K flip-flop enables expansion of the clock input. Feeding the outputs of the flip-flop back to the inputs allows only a single output transition direction upon receipt of each successive clock pulse. This method makes the circuit operation independent of the initial state of the flip-flops. The outputs also select the earliest valid input signal for clocking the flip-flop.

A logic '1' on the inhibit input can be used to lock out the SET and CLEAR inputs.




## DC MOTOR CONTROL



With the addition of two PNP transistor to the dual NAND buffer (CD40107BE) a complementary output drive is produced.


This is used to drive the motor in the forward or **reverse direction** with a logic input. The application of a logic '0' on **B** stops the motor **irrespective** of input A, and **provides** a degree of dynamic braking.

## CROSSCOUPLING ENABLES PULSE LOGIC CONTROL OF MOTOR




A	B	MOTOR FUNCTION
0	0	OFF
1	0	COUNTER CLOCK-WISE
1	1	AS PREVIOUS STATE
0	1	CLOCK-WISE
1	1	AS PREVIOUS STATE

## 4-BIT FULL BCD ADDER







To add two BCD numbers with ordinary full binary adders, a six is added if a sum is greater than nine. This circuit can also be used to convert a 4-bit binary number to BCD. In this case the first adder is not needed, and the Co. input to the add-six circuit is also eliminated.

## 4-DIGIT DISPLAY MULTIPLEXER WITH BCD INPUTS




3-76

## LOGIC FUNCTIONS USING THE CD4007A




## COMBINATIONAL LOGIC



**CD4007** Pin Connections  
 (2, 13) (5, 4, 9) (1, 12)  
 (11, 14) (4, 7)  
 Output pin 12  
 Q1 = pin 6 Q2 = pin 10  
 Q3 = pin 3

## PHASE-LOCKED LOOP USING EXCLUSIVE OR GATES

Phase comparator




A complete phase-locked loop circuit, which includes a VCO, phase comparator and filter, can be made from **three-quarters** of a **CD4070B** EX - OR Gate.

The circuit produces a square-wave output in quadrature with the input signal. The lock and capture ranges are determined by the value of the filter,  $R_1$ ,  $R_2$  and  $C_1$ .

For the circuit shown, the center frequency is nominally **10KHz**. The loop can capture the input frequency over better than a 1.5 : 1 range and track over a 4 : 1 range.

The loop will also lock to input signals that are multiples of the VCO frequency.


## TOUCH SWITCH WITH LATCH




### TOUCH CONTACTS

The circuit is switched by making a conductive path with the fingers across 2 contacts.  
The circuit will remain in the new state until contacts are made again.

## SEVENSEGMENT TO BCD DECODER



## CD4013A USED AS A MONOSTABLE




R range - 27K - 10M

C range - The lower limit is determined by the flip-flop's minimum reset pulse width, which is about 125nS at 10V - (500nS at 5V). A typical value for C is 0.033uF. The upper limit can be quite large so long as the discharge current into the output does not exceed the package dissipation.


A reset during the timed period can be accomplished by raising the clock input to a logic '1'.

## CD4013A USED AS AN ASTABLE


R. & C. Range limitations as for monostable.




## COS/MOS LC OSCILLATOR



## BCD TO 9'S COMPLEMENT LOGIC



## 4-BIT GRAY CODE COUNTERS




3 X CD4027

When binary signals are AND ed together, undesirable glitches can be generated at the output.

The output lines of these Gray-code generators have no simultaneous signal transition permitting them to be AND ed together without creating glitches

For correct operation all bistables must be reset initially.






## HIGH SPEED GRAY CODE COUNTER

GRAY CODE

5 X CD4095B




CD4095B - MAX TDGGL E FREQUENCY TYPICALLY 16 MHZ AT 10V V<sub>DD</sub>

THE GRAY CODE

	A	B	C	D		A	B	C	D
0	0	0	0	0	9	1	0	1	1
1	1	0	0	0	10	1	1	1	1
2	1	1	0	0	11	0	1	1	1
3	0	1	0	0	12	0	1	0	1
4	0	1	1	0	13	1	1	0	1
5	1	1	1	0	14	1	0	0	1
6	1	0	1	0	15	0	0	0	1
7	0	0	1	0	16	0	0	0	0
8	0	0	1	1					


## DIGITAL SINE-WAVE APPROXIMATION



The output on (A) approximates to a sine-wave, the first harmonic of which is five times the fundamental. The low-pass filter shown provides a better sine-wave at (B) if required.




## DELAYED LOAD SWITCHING




This circuit will give a delay to the switching of the **load**, after a logic '1' has been applied to the input.

Due to the high gain of this buffer below about 12 volts, long time constants can be used whilst maintaining an abrupt output transition.

## LINE DRIVING



# CYCLE DELETION




## DUTY CYCLE


Cycles deleted out of 10	Pin No. CD4017
1	11
2	9
3	6
4	5
5	1
6	10
7	7
8	4
9	2

This circuit can provide a more realistic way of testing audio amplifiers on load. At full output swings a continuous sine wave can cause undue power dissipation or supply voltage drop.


## DIVIDE BY 60 WITH 7-SEGMENT OUTPUTS




The clock input's positive edges coincide with the edges at output A and B.



**DIVIDE BY 60**




## LOW STAND-BY POWER ALARM SYSTEM




When an open circuit occurs in the security loop the latch, a cross-coupled 3-input NAND gate, is set, which enables the alarm. This will remain set even if the loop is now completed.  
The CD4020A 14-stage ripple counter is clocked by a slow running oscillator, to produce an output signal to reset the latch after about 25 minutes and turn off the alarm. The alarm will only remain on if the loop remains open circuit.

## CIRCULATING SHIFT REGISTER




Every clock period a logic '1' is stepped along the eight outputs in sequence.  
Alternatively a '0' can be obtained by changing the NOR gate to a NAND gate (CD4068B) and returning pin 12 to  $V_{SS}$ .

## DIGITAL CONTROLLED PULSE WIDTH MODULATOR



## TIME - PRIORITY 4-CHANNEL LATCH



# **COS/MOS** **Application and** **Design Ideas**

**RCA** Solid State

